[ASML Recruiting] IC Design Engineer
The job is located in Hsinchu/Tainan that could work on the advanced analog and mixed signal ASIC for next generation electron detection channel for the leading edge e-beam inspection and metrology systems with work life balance.
The following are the Job Descriptions for this opportunity
• Develop the functional blocks of high-speed Analog-to-Digital Converter (ADC) and/or Phase-Locked Loop (PLL) in ASIC for the detection channel of electron beam inspection tools, including:
• Define the design specifications of the Read-Out Integrated Chip (ROIC) or chipset based on product roadmap and System Performance Specifications (SPS) defined by system engineer.
• Develop new circuit architecture and technical solutions for next generation ASICs in detection channel, including feasibility study, schematic design, pre-layout simulation, layout design, and post-layout simulation.
• Cooperate with Printed Circuit Board (PCB) designer to design Evaluation Board (EVB) and with test engineer to test and characterize the ASICs.
• Create Element Design Specifications (EDS) and Test Performance Specifications (TPS) based on detail ASIC design and chip test/verification.
• Cooperate with IC design partner to develop the ASICs for detection channel of of electron beam inspection tools, including:
• Review the detail schematic and layout design, TPS, and test results from our partner during the ASIC industrialization phase.
• Together with the engineering team from the partners, identify design solutions to achieve the specifications of the module/function. Review the design details and simulation results from our partner.
• Support module level and sub-system level integration
• Generate and / or review related IP documents
Provide with more information about the position: D&E - IC Design Engineer - Tainan/Hsinchu - Jobs | ASML
https://www.asml.com/en/careers/find-your-job/2/4/9/de-ic-design-engineer-tainanhsinchu-req24973
schematic layout 在 Cadence Taiwan-益華電腦 Facebook 的最佳貼文
系統設計新革新! Cadence 推出Allegro X 設計平台,以跨平台的整合技術,提供高達4倍的生產力!
Allegro X 是業界第一款整合了電路圖、佈局、分析、設計協作和數據管理的系統設計工程平台,以成熟的 Allegro 和 OrCAD 核心技術為基礎,徹底改變並簡化了系統設計流程,讓簽核層級的驗證、分析與佈局表現更優異。
此外,面對不同複雜性的設計,Allegro X 也可利用混合雲解決方案,提供可擴充調適的計算資源和完整技術訪問,簡化採用流程。NVIDIA、麻省理工學院皆大大讚許Allegro X 平台所提高的性能及生產力。
新聞連結>>>https://www.cadence.com/en_US/home/company/newsroom/press-releases/pr/2021/new-cadence-allegro-x-design-platform-revolutionizes-system-desi.html
schematic layout 在 資策會-數位人才培育中心 Facebook 的最佳解答
轉發合作企業徵才訊息:
磐儀科技 RD 職缺一覽 21.05.29
1. Android Firmware or Embedded 資深軟體工程師
工作內容:
1. Linux Kernel 與驅動程式的開發與移植
2. 系統效能優化與問題排除
3. Android BSP 開發
4. rootfs porting
5. 其他主管交辦事項
職務需求:
1. 熟悉 MTK or Rockchip 平台開發者為佳
2. 具 Android BSP/Framework 開發經驗
2. BIOS 工程師/高級工程師
工作內容
1. 專案的 BIOS 研發及維護
2. 應用程式或測試工具的撰寫及維護
3. 替客戶解決問題
4. 完成主管交代任務
職務需求:
1. 具 Legacy / UEFI BIOS 開發經驗者佳
2. 熟悉 Windows 等作業系統及電腦架構
3. 溝通協調、應變表達與學習力強
4. 配合度高、細心負責且抗壓性高
5. 具獨立作業能力者佳
磐儀科技 招募聯繫
劉先生
e-mail address: jeffliu@arbor.com.tw
磐儀科技職缺網址:
https://www.104.com.tw/company/12syxbco?jobsource=cs_2018indexpoc#info06香港商磐旭智能
RD 職缺一覽 21.05.29
1.AI Embedded & MCU Firmware Engineer
工作內容:
1. MCU/AI Chip Firmware 開發
2.AI 學習, 影像辨識
3.電源管理
4.OpenCV porting
職務需求:
1.有 FreeRTOS 開發經驗為佳
2.熟悉 C/C++
3.熟悉 yolov3 & opencv 為佳
4.熟悉 YOCTO Linux 為佳
2. Android Driver/Embeded Linux (ARM 架構) Firmware Engineer
工作內容
1. Android BSP 開發
2.系統效能優化與問題排除
職務需求:
1. Familiar with C++/Java
2. 熟悉 MTK 平台開發者為佳
3. Familiar with Android HAL
4.電子,電機,資訊相關系所
3. EE 硬體工程師
工作內容
1.系統整合電路設計
2.Schematic Design/Layout review
3.電路零件選用及 BOM 建立
4.基板除錯電路 Debug
5.電子訊號, 電源量測和功能驗證
6.熟悉 ORCAD 線路圖繪製、PADS 或 Allegro PCB layout 工具、CAM350 工具
7.專案管理、產品開發及量產經驗
8.文件撰寫能力
職務需求:
1. 大學以上電子電機相關系所畢2.具電子硬體電路設計及相關驗證 debug 知識
3.具 PCB layout 相關知識
4.應用過『聯發科的晶片 IC』或『高通的晶片 IC
香港商磐旭智能 招募聯繫
葉先生
e-mail address: alexyeh@amobile.com.tw
香港商磐旭智能職缺網址:
https://www.104.com.tw/company/1a2x6bk3m2?jobsource=cs_2018indexpoc